Todor Vlaev

Agile Testing on an Embedded Field Programmable Gate Array Platform

Helsinki Metropolia University of Applied Sciences
Bachelor of Engineering
Information Technology
Thesis
6 May 2011
Agile software methodologies are the state of art methodologies used on current software projects. Testing is one of the main pillars of agile development and many of the practices are common among various flavours of the methodologies. Despite their wide-spread adoption in different domains, agile testing practices still seem to be a novel concept on embedded programming projects. This is specifically true when it comes to hardware design modeling. Thus, the goal of this project was to introduce the main concepts of agile testing and demonstrate their application on an Field Programmable Gate Array (FPGA) platform.

The project was conceptually divided into two parts. The first one was the design and implementation of an FPGA development board. The second part focused on developing hardware design modules with a suitable hardware description language and ultimately building a contained testing system to demonstrate the most important agile testing practices.

The result of the first phase was a working FPGA development board and an Ethernet extension board. During the second phase example hardware models were designed with MyHDL. Unit tests were implemented before the actual modules, thus adopting a test-driven development (TDD) approach. The tests were automated with the help of a continuous integration server. A viable process for a functional testing routine was also outlined.

Based on the outcomes, it can be concluded that agile testing practices can be successfully utilized even in the specific domain of digital design. The natural continuation of this project would be the implementation of the suggested functional testing routine.

| Keywords                          | agile testing, test-driven development, FPGA, hardware modeling, MyHDL, continuous integration, test automation |
Acknowledgments

I would like to express my deepest gratitude to Anssi Ikonen and Dr. Antti Piironen who were my mentors during the years I spent at Helsinki Metropolia University of Applied Sciences.
Appendices

Appendix 1. Poart hardware user guide
Appendix 2. Extension board hardware user guide
Appendix 3. MyHDL Unit test code snippet
1 Introduction

Requirements often change significantly over the lifetime of a technology project. It may be a result of change in the client's business processes, new technological breakthroughs, organizational restructuring and other reasons. [1] Situations such as these are especially relevant to the field of software development.

Traditional software development practices established in the past assume a set of well-defined phases of the whole project such as design, implementation and testing. These practices, generally known as ‘waterfall’, rely on the assumption that requirements are fixed and the process of producing software is predictable. Unfortunately, most of the time, both of the assumptions are wrong. This is the main issue that the so-called agile software methodologies aim to address. [2] Extensive testing regime is an integral part of these methodologies and therefore they have introduced different practices which are commonly referred to as ‘agile testing’.

Software development for embedded systems has its peculiarities compared to traditional methods. Typically, an embedded system is considered to be a resource-constrained computer system with a specific function, for example a mobile phone or a washing machine controller.

Digital design by itself is considered a separate field of embedded development. Field Programmable Gate Array (FPGA) chips implement digital circuit designs modeled with so-called hardware description languages (HDLs) [3,21]. In other words, HDLs are effectively used to create hardware modules. Therefore, rarely is digital design with HDL considered software development, even though in my opinion it clearly is.

Having introduced the main concepts, the goal of the project is to demonstrate the use of agile software testing practices in the very specific field of digital design with HDL. The project is inspired by my personal experience with agile development and the realization that many of the practices are general in nature when it comes to technology and particularly programming projects.
2 Agile Software Methodologies

Agile testing, as the term suggests, relates to agile software methodologies. Even though, in my opinion, many of the testing practices presented in the current paper do not necessarily require an agile process in place, it is important to explain the principles of agile software development in order to gain insight into the full benefits that the practices are able to provide. This chapter presents the key notions behind agile software methodologies (also simply referred to as ‘agile development’ or ‘agile methodologies’) and an overview of a popular agile methodology, namely Extreme Programming (XP).

2.1 The Agile Manifesto

In 2001 a number of established names in the agile world forged the principles of agile software methodologies and embodied them in the so-called agile manifesto which is presented in the following quotation [4,27].

- Individuals and interactions over processes and tools
- Working software over comprehensive documentation
- Customer collaboration over contract negotiation
- Responding to change over following a plan

That is, while there is value on the items on the right, we value the items on the left more [5]

The agile manifesto is well known and often cited in related literature. The principles quoted above lay the foundations of the agile software development philosophy. However, these are not rules carved in stone and methodologies may place different weight on the four aspects of the manifesto.

2.2 Extreme Programming Values

There are five values that XP emphasizes. [1] They are easy to comprehend and strike as obvious. However, as this fact may be misleading to people who adopt the software methodology for the first time, the XP community has ensured that each of the values
is well explained and justified. Figure 1 depicts the five XP values. The following paragraphs provide further insight into their meaning and the reasoning behind them.

Research has shown that the reason for most failures of software development projects is breakdowns in communication. XP acknowledges this issue and identifies three levels of communication that require particular attention. The first one is the communication among the clients themselves. It must be ensured that they respond adequately to their business needs in setting the requirements for the project. The second tier is the client-developer channel because it is vital that programmers understand the business value certain functionality brings. Finally, the communication among the development team is crucial for the success of the project. At all times all of the members must be involved in planning and decision-making. The rest of the XP values aim at supporting this third communication level. [1]

Feedback represents a specific aspect of communication that is worth outlining. At all times developers should seek active feedback from the customers. [1] This provides for a natural self-alignment of the project goals in a way that brings the best value to the customer. Additionally, developers should be constantly aware of the quality of their progress and the general view of their commitment to the common goals [1].
In the field of technology, especially software development, it is common that novel solutions emerge with fast pace. This fact is naturally tempting for the software engineer who is always eager to learn and experiment. However, in most cases using cutting edge technology could be not only adventurous but also threatening to the success of the project. Therefore, the XP value of simplicity matches well the famous Einstein quote: “Everything should be made as simple as possible but no simpler”. [1]

Due to the fact that XP is a methodology that differs significantly from the traditional methods of software development, it requires that people have the courage to initiate and sustain change. Naturally, for good team relationships, respect is of indispensable value. [1]

2.3 Extreme Programming Activities

There are 12 basic practices of XP [1]. To a large extent they are typical of most of the agile software development methodologies. The following paragraphs present the activities which XP is most famous for. The practices related to testing are discussed in greater detail in chapter 3.

Pair-programming is probably the most well-known XP practice. It means that two developers work on a single workstation (one keyboard and one screen) simultaneously. At the same time one of the programmers is coding, the other one is inspecting the code. Collaboration is highly valued. As the pair discusses issues, more ideas are generated and the probability of introducing faults in the program diminishes. Pairs change on a regular basis and an additional implication is that developers gain an overall picture of the whole application as they work on different parts of the source code. If properly managed, team relations and communication can be heavily improved. [1]

The on-site customer XP practice recommends if possible to locate a customer in the developers’ premises. This will naturally improve the client-developer communication. However, it may also introduce certain complications if the client operates in a fast-changing business and he or she eventually becomes disconnected from the company’s operations. [1]
The planning game and system metaphor are interrelated practices. At first the developers collect the so-called stories from the client during the planning game. A story describes a single piece of functionality that the application should implement. Based on a set of base stories, a skeleton of application architecture is built, which is referred to as the system metaphor. [1]

Collective code ownership refers to the fact that the source tree belongs to all of the developers. Any programmer is allowed to work on different parts of the code. This approach also assumes that there is a more constructive spirit once a fault is found, due to the fact that the responsibility is shared. [1]

The rest of the core 12 XP practices are presented in the following list:

- test-first programming
- small frequent releases
- simplest solution approach
- continuous integration
- coding standards
- refactoring
- 40-hour week [1].

It must be pointed out that all of the 12 practices bear the same importance and are an integral part of the XP process.
3 Agile Testing

The following is an overview of the most common practices used in agile software projects. It is important to note, however, that the techniques have not necessarily emerged together with the advent of agile development methodologies. Many of the ideas existed and the practices were applied well before it. However, it has not been until the surge of popularity of agile development that they received such widespread adoption as today.

3.1 Software Testing Levels

Before agile testing practices are introduced, it is essential that the different levels of software testing are clarified. Figure 2 depicts an interpretation of the popular V-model of software development.

![V-model of software development](image)

Figure 2. V-model of software development. Modified from Fewster and Graham (1999) [6,7]

The V-model is often referenced in relation to the waterfall model of software development [1,7]. Nevertheless, in my opinion, the V-model is an excellent representation of the different abstraction levels of software testing in general. Depending on the context, there may be more stages. This paper focuses mainly on the lowest two levels, namely unit testing and functional testing.
At the top of the V-model, acceptance tests verify the software against the customer requirements. Successful acceptance testing must assure that the system under test fulfills its purpose and brings the desired customer value. Tests at this level should be meaningful to the end users of the system and often mimic direct end user actions. A relevant example for a web application would be the ability of the user to log in.

System testing verifies the correct operation of the architectural entities of a system, for example, the communication between different servers once a user has issued a login request from a website. In the context of telecommunications, system testing could test the interworking between the different network nodes.

Functional tests examine the operation of a single design unit, for example a software component, or a single piece of functionality that spans over several components. Compared to system testing, functional testing is more focused on a particular feature and its integration within the developed product, rather than the whole system the product operates in. An example could be verifying database transactions triggered by user activity upon login.

At the lowest level of software testing, unit tests are implemented. This type of tests verifies the programming logic of the smallest software modules such as functions or class methods. For example, unit tests may test the software module validating the syntax of a username upon registration.

3.2 Test-driven Development

Test-driven development (TDD) is the practice of writing tests before writing the actual source code. Initially, this approach sounds counter-intuitive as the traditional workflow of software development has been to first implement and then test. [7,32] The TDD step cycle is presented in figure 3.
The first step in the TDD cycle is to implement a test which inevitably fails as the implementation is not in place yet. The software developer then implements the required functionality in order for the test to pass. Ideally, as illustrated in figure 3, so much code is written as to satisfy the requirements of the test – no more, no less. Finally, the source code may be improved if needed and the functionality verified with the existing test.

It must also be pointed out that TDD may be applied at any of the described software testing levels as long as there is a clear set of requirements that must be fulfilled. The implemented tests will fail until the system under test satisfies the requirements. Additionally, as tests are implemented before the functionally, the pass-fail rate may provide useful progress metrics.

There are several significant benefits which justify the test-driven development approach. Already the first step of designing a failing test prompts programmers and testers to focus on the actual use of the source code to be written [8,26]. Along with the rule to implement ‘just-enough’ code, this enforces the goal of development and improves customer-orientation.

With time, writing tests for each piece of functionality as the software product develops produces a comprehensive test set. This reduces the risk of refactoring activities which may break functionality. Additional implication is the improved sense of security in the
software developers of future changes in the code base. Creativity and innovation are boosted as programmers need not fear so much to experiment and can easily verify the results of their work.

3.3 Test Automation

The idea of test automation is to delegate as much as possible of the manual testing performed by software testers to computers. That is not to say that computers can replace people. The goal is to offload the most laborious, repetitive and clerical work from testers to machines. Intellectual tasks such as identifying tests scenarios and designing the actual test scripts are still performed by software testers. At this point in time the tasks performed by the so-called test automation frameworks in general include execution, comparison and reporting.

The greatest benefit of a test automation regime is running more tests more often with less time. This is especially valued in the context of regression testing. Regression testing is an activity which verifies that new versions of the software have not introduced defects in pre-existing functionality. Running automated regression tests does not require much effort, as the tests have already been implemented.

Often, tests cannot be performed manually, for example, performance tests which would require millions of actions per second from the tester. On the other hand, some tests that take a prohibitively long time and are not meant to be executed often do not justify the effort to be automated. Such considerations have to be regularly made when automating tests.

A typical automated test would have to perform several tasks:

1. pre-processing
2. test actions and dynamic comparison
3. post-execution comparison
4. post-processing.
Often the system under test must be set up before the test can be executed [6, 176]. For example, a web application test would need to start and configure a browser, or create entries in a test database.

Once the system is set up, test scripts must reproduce the test scenario envisioned by the test engineer. For example a test may want to verify that a user is able to log in by using the correct username and password. The test scripts should then fill in the correct fields and press a ‘Login’ button. If a ‘Welcome’ page should be opened, the test script could verify this by checking the page title – this is referred to as ‘dynamic comparison’, that is a comparison which is made during the test execution [6, 107].

After the actual test has been completed, the system should be brought to its pristine state from before the test started. The actions required are known as post-processing [6, 176]. Just before the post-processing the test scripts may want to examine internal log files for errors. Since this comparison is done after the actual test run, it is referred to as ‘post-execution comparison’ [6, 108]. Finally, the test status (pass or fail) and relevant artifacts such as logs or created files must be collected and reported [6].

Test automation is a challenging activity which, however, is an indispensible part of current software development. Among the greatest challenges are maintaining testware (such as reference data, scripts and reports), building scripts which can handle unexpected errors, and creating quality tests.

3.4 Continuous Integration (CI)

Continuous integration is an activity that aims to integrate the software components of the product after each software change. This avoids the painful integration cycle after months of development. [9, xx] Continuous integration produces a build which ideally comprises several activities such as compiling the source code, inspecting it against quality criteria, deploying the application and running tests on the target system [9, 4]. The results are then reported to the developer. Figure 4 presents the core parts of a CI system.
A version control repository which manages the changes made to all software assets is a prerequisite for CI [9,7]. The action of introducing changes to the artifacts managed by the repository uses the term ‘commit’.

The CI server is polling the version control server for recent changes to the code base. Once a change is detected, the CI server executes the build script which performs most of the actions involved in integrating and testing the build. After the completion of the build script, activities results are stored on the CI server and reported in a suitable format, for example a web page. [9,5]

From a software developer perspective the flow has several steps. First, the software must be integrated locally, so that the developer has confidence that his or her changes will not break the common build. Then the programmer commits the changes and waits for the results report. Therefore, it is also crucial that the integration tasks performed by the build script do not take too much time. Time-consuming activities, such as running a full regression test suite could be executed during a nightly build. In case the results from the CI server indicate errors, the developer must correct the issues and apply the changes as soon as possible, so that the work of other people is not blocked. [9,5-10]

---

**Figure 4.** The core components of a CI system. Modified from Duvall (2007) [9,5]. OpenOffice Draw computer shapes by Lautman (2010) [10]
4 Digital System Design Methodology

Digital design refers to the design of digital circuits which need to fulfill specific functional requirements while at the same time adhere to constraints such as cost, performance or power consumption. The design of complex systems is made possible by a layer of logical abstractions, the most significant of which is representing information in discrete form. [3, 1-3]

4.1 Programmable Logic Devices

The traditional approach to implementing digital designs on integrated circuits has been the so-called application-specific integrated circuits (ASICs). ASICs provide the best speed, die size and power consumption metrics. To put it simply, the reason is that ASICs implement only specific functionality which, once embedded on the integrated circuit, cannot change. However, the same fact presents some significant drawbacks such as increased design time and inability to correct possible design defects or update the functionality. [10, 249]

In contrast to ASICs, programmable logic devices (PLDs) are integrated circuits which include reconfigurable general-purpose logic resources. This allows for rapid design cycle and the ability to update the digital design when the product is already in production. The price for this flexibility is reduced speed and increased power consumption as compared to ASICs. Nevertheless, PLDs have become popular solutions because they are still able to deliver high performance with a significantly shortened time to market. [10, 250]

Complex programmable logic devices (CPLDs) and field programmable gate arrays (FPGAs) form the mainstream of PLDs on the market. CPLDs are a viable solution for simple control applications. These ICs offer lower logic density (number of logic elements) and speeds compared to FPGAs. Demanding applications which require heavy data processing are addressed by FPGAs. Both types of devices provide many
different features within their segment and may be programmed one or multiple times. [10,255-257]

4.2 Design Flow

Due to the wide range of specific applications design projects must implement, it is difficult to establish a standardized design methodology [3,439]. Nevertheless, figure 5 attempts to define the most important phases of the digital design flow.

Figure 5. Digital system design flow. Modified from Ashenden (2008) [3,28]

Failures which occur in any of the post-design phases and before manufacturing cause a transition to the previous phase or, if a design defect is identified, to the design phase; this has been omitted from figure 5 for the sake of simplicity. The actual digital circuit modeling occurs during the design phase. The digital logic is then verified usually using logic simulators. [3,28]

Synthesis is the process of converting and optimizing the high level model of a digital system to produce a detailed structural model. This lower level of abstraction reached after the operation is the one of logical gates such as AND or OR. The structural model, also referred to as ‘refined design’, is essentially a description of the interconnection between primitive logic elements. Synthesis is performed by computer aided design (CAD) tools. [3,29-30]

The physical implementation and verification phases depend on the implementation fabric, such as ASIC and FPGA. There are, however, several common steps which must
be performed. First, the circuit resources such as logical element type and count needed to implement the design must be determined. This is known as ‘mapping’. Then the exact place and route of interconnecting lines are specified during a so-called placement and routing phase. After mapping and placement and routing have taken place, more detailed estimates of system properties, such as propagation delays and power consumption, are made which aid the final physical verification. [3,30-31]

The output files of the physical implementation phase are used in manufacturing for actual implementation of the design. On an FPGA chip this usually means programming the device. It is then that actual tests (and not simulations) can be executed against the running system. [3,31]

4.3 MyHDL

Hardware description languages (HDLs) are used to model digital designs. HDLs are much like standard programming languages but tailored for the specific field of digital design. The most prominent HDLs are VHDL and Verilog with other alternatives such as SystemC and C++. The main differences between HDLs are in their more advanced features whereas there is a high level of similarity of the basic features. [3,21]

MyHDL is an open source Python package which allows Python to be used as a hardware description language [11,3]. Python is an open-source interpreted high-level object-oriented programming language. It is often labeled as a ‘scripting language’ because of its ease of use and rich set of utilities. Python is geared towards developer productivity and software quality [12,5-8].

There are several significant reasons why MyHDL was chosen for this final year project, even though the package is still under development. MyHDL utilizes many of the benefits of Python. Thus, it promotes rapid prototyping and the use of modern software development practices, such as unit testing, in hardware modeling. The key feature is that with certain limitations the MyHDL code can be converted into VHDL or Verilog, which allows to implement digital designs on PLDs. [11,3]
MyHDL is based on two Python features: generators and decorators. Generators are objects which can essentially be used as resumable functions. Thus, by using the generator’s method next() it is possible to return values based on the previous state of the object, as it is retained. A decorator is a piece of syntax placed in front of a function declaration and is used to convert a function into a callable object. Decorators are used in MyHDL to create specific generator objects depending on the type of hardware model, such as sequential or combinational logic. [11,6] Listing 1 presents a simple example of an incrementer module with asynchronous reset signal.

```
ACTIVE_LOW, INACTIVE_HIGH = 0, 1

def Inc(count, enable, clock, reset, n):
    """ Incrementer with enable.
    count -- output
    enable -- control input, increment when 1
    clock -- clock input
    reset -- asynchronous reset input
    n -- counter max value
    ""

    @always(clock.posedge, reset.negedge)
    def incLogic():
        if reset == ACTIVE_LOW:
            count.next = 0
        else:
            if enable:
                count.next = (count + 1) % n

    return incLogic

Listing 1. MyHDL incrementer with asynchronous reset design [11,26]

In listing 1 @always is a decorator used with sequential logic, and the one used with combinational logic is @always_comb [11,86-87]. The decorator is creating the generator object and specifies the so-called sensitivity list of the module. The signals
on the sensitivity list cause the generator to resume operation, in other words, to produce the next output value [11,57]. The next value of the signal is determined by setting its `next` attribute.

In order to convert the design to VHDL, it is necessary to create an instance of the incrementer module and the signals used by it. [69-70] Listing 2 shows just how simple this is. Once the Python script executes `toVHDL()` successfully, the VHDL files are created.

```python
m = 8
n = 2 ** m

count = Signal(intbv(0)[m:])
enable = Signal(bool(0))
clock, reset = [Signal(bool()) for i in range(2)]

inc_inst = Inc(count, enable, clock, reset, n=n)
inc_inst = toVHDL(Inc, count, enable, clock, reset, n=n)
```

Listing 2. Converting the incrementer MyHDL design to VHDL [11,67-68]

The most important class is visible in listing 2 and is namely `intbv`. This class implements an integer-like type which introduces operations such as indexing and slicing that Python does not provide. Additionally, `intbv` is designed so as to relieve designers from the burden that integer representation issues pose in VHDL and Verilog. The MyHDL-provided type handles integers very similarly to standard programming languages. [11,13-18]

The MyHDL manual provides comprehensive information as to what exactly comprises the so-called convertible subset. The limitations apply to the code of the generators. Better flexibility is available for testbenches and pure modeling scenarios where the full power of Python may be unleashed. [11,57] In general the allowed types are integer and boolean with certain variations of lists. Even though this may sound quite restrictive, in my personal experience the language feels more flexible than VHDL.
5 Design and Implementation of the FPGA Board

An embedded FPGA board was designed for the purposes of the project. The work name of the board is Poart (the leading 'p' is intentional). The ideology behind Poart is to create an FPGA board with a minimum amount of circuitry for the chip to run and provide extension ports so that it can be used for various applications by designing an extension board. Additionally, an Ethernet extension board was implemented to facilitate the development of some type of network application.

5.1 Poart

Simplicity is one of the core values of Poart. This can already be seen from the block diagram presented in figure 6.

![Poart block diagram](image)

Figure 6. Poart block diagram.

The core of the development board is the EP2C8Q208C8N FPGA manufactured by Altera and part of the company’s Cyclone II family of devices. The device was chosen because of my familiarity with Altera products. The Cyclone II FPGAs target low-cost embedded and digital signal processing (DSP) applications [13,17]. The highlights of the chip used on the board are the following [13]:

- 8256 logic elements
- up to 138 user input/output pins
- 165,888 total RAM bits
- 18 embedded multipliers
• 2 PLLs (phase-locked loops)
• 8 clock inputs
• maximum clock frequencies of 320 MHz.

The Cyclone FPGA can generally be configured (programmed) by various means. For the purpose of this project, first an on-board serial configuration device was programmed which then automatically configured the FPGA. The serial configuration device used non-volatile memory which allowed for the design to be retained even if the board is powered down, as the FPGA relies entirely on SRAM cells, in other words, volatile memory.

The power block in figure 6 provides the necessary power voltages to all of the other blocks of Poart. Finally, all of the pins which do not have a special purpose related to power or configuration are connected to the extension ports.

Appendix 1 provides a brief hardware guide to Poart, including more detailed information about, for example, power source requirements, clock inputs and extension port connections.

5.2 Ethernet Extension Board

The Ethernet extension board connects to one of Poart’s extension ports. The board provides an Ethernet controller and a LAN port with the required magnetics. The core of the extension board is the Microchip ENC624J600 Ethernet controller. Its most important features are presented below:

• Integrated MAC and 10/100Base-T PHY
• Auto-negotiation supported
• SPI or parallel control interfaces
• 24Kbyte transmit/receive SRAM buffer
• CRC generation and security engine blocks
• +3.3V power supply voltage [14,1].
The extension board is designed so as to allow for the utilization of all of the control interface modes. The interface mode can be set by several SMD resistors placed on the top side of the printed circuit board. Further details about the board are presented in appendix 2.

5.3 Printed Circuit Boards

Mentor Graphics PADS CAD software was used to design the schematics and produce the PCB layout. The PADS autorouter was extensively used during the routing phase. There are settings which specify how rigorous the phases of autorouting are. The autorouter proved indispensible in routing LVDS (low voltage differential signal) pairs of traces which pose requirements such as equal trace lengths.

Despite the sophisticated capabilities of the PADS autorouter, manual routing was still required. The problem arises from the fact that not all of the significant information for the types of traces could be provided to the autorouter. Prioritization of routing order did help. However, clock and power signals still required manual optimizations. Nevertheless, the performance of the autorouter was impressive and in my personal opinion shortened the PCB design time by several folds. The printed circuit boards are shown in figure 7 below.

![Figure 7. The Ethernet extension board connected to Poart](image)
6 Development and Testing on the FPGA Board

6.1 Quartus

Altera provides a full development environment for their programmable logic devices. The free version of the software is called Quartus Web Edition. Compared to the licensed product it supports fewer device families and lacks some advanced features such as incremental compilation. [15] Nevertheless, the shortcomings of Quartus Web Edition (referred to simply as 'Quartus') are marginal in the context of small projects.

Quartus by itself provides all of the tools required for a successful design flow – from synthesis to programming an actual device. The basic steps are to create a project in the Quartus environment, specify details such as target device and top-level entity name, compile the design and finally configure the PLD. After the full compilation process various analysis reports are generated which may provide crucial information for the live design. [16,464]

The synthesis tool supports VHDL, Verilog, as well as Altera-specific formats, such as the so-called Block Design Format which is generated by a Quartus schematic drawing utility [15,463]. Namely the support for VHDL and Verilog provides the entry point for MyHDL to the design flow. Converted MyHDL designs are ready to be immediately included as Quartus project resources.

The Quartus environment provides a graphical integrated development environment (IDE). All of the functionality is available also through a command-line interface. [16,739] This allows for flexible configurations with scripts and ultimately makes the case of continuous integration.

6.2 Unit Testing

Probably the immediate and most obvious advantage of MyHDL is the ability to utilize the unit testing frameworks available for Python. The module 'unittest' even comes bundled with Python and is the standard unit testing framework used with it and
inherently MyHDL. Nevertheless, there are significantly more alternatives available and for this project the so-called ‘py.test’ framework was used. The reason was that MyHDL’s creator Jan Decaluwe suggests in one of his MyHDL examples, that py.test could be promoted as the unit test framework of choice for MyHDL in the future. [17]

Poart’s extension board provides a pushbutton, but without a debouncing circuit. It is possible to design a hardware module with MyHDL that debounces the signal. Such a module may have different parameters such as sampling frequency, active level or enable signal. Let us assume that the enable signal is asynchronous and should force the output of the module to its inactive state. As this is a fairly small piece of the functionality a unit test can be written (in the spirit of TDD before the actual implementation is in place). A code snippet in appendix 3 presents the unit test. It also brings to light another advantage of MyHDL – designs may be written in such a way that they can be instantiated several times with different parameters, essentially producing different modules.

Due to lack of time the interface to the Ethernet controller of the extension board was not implemented as originally planned. However, the unit testing capabilities provided by MyHDL would have been an indispensable tool when modeling the design. Additionally, a trace of the signals can be generated with MyHDL for debugging purposes.

6.3 Functional Testing

Despite the fact that there was no networking application implemented on Poart, as the development and testing tools were available this scenario was still considered. When it comes to functional testing, it would be necessary that a test controller interfaces with the board, for example by sending a packet and verifying if the received response is correct.

In order to design and run automated tests, a test automation framework is needed. In my professional experience I have got acquainted with Robot Framework and found that it was a viable choice also for this project. Robot Framework is keyword-driven
and general purpose in nature [18]. It is open-source and becoming increasingly popular. Figure 8 presents the high level architecture of the framework.

![Robot framework architecture](image)

Figure 8. Robot framework architecture. Reprinted from the Robot Framework User Guide (2011) [18]

Robot Framework specifies its own test data syntax for implementing keywords. The framework does not interface directly to the system under test (in this case this is Poart) but does it through test libraries. The test libraries themselves could be wrappers for the tools that do the actual work. [18] For example, in order to test a protocol that Poart implements, it would be necessary to use a test tool such as a network traffic generator (it should be noted that here I refer to a software application, not a separate piece of hardware).

### 6.4 Test System Architecture

Figure 4 in section 3.4 already presented the main concepts of a CI system. Naturally, the setup required to implement CI and test automation for Poart differs in several details. The most obvious implication is that tests must be run against the embedded board. Thus, an entity that connects to the board, configures it and runs the tests must be present. This entity can be called a 'test controller'. The CI server instructs the test controller as to what test cases to run and then collects the results and any additional artifacts. The test automation framework and any specific tools, for example network traffic generators, should be installed on the test controller. Since configuration of the device must also be done through the controller, it is required that the Quartus environment is also installed. Figure 9 illustrates the architecture of the test system.
It must be pointed out that the developer’s workstation and servers presented in figure 9 refer to logical entities which may well be present on the same physical machine. In fact for the purpose of this project the development workstation and CI server resided on a single virtual machine. There is nothing that prevents the same machine to host the version control repository and act as a test controller as well. In fact this was the original plan for the system. Nevertheless, in a real industry project most often separate machines perform the different functions.

The project was hosted on the Google Code website because it provided free storage and access to a Mercurial version control repository [19]. The CI server used on the project is Jenkins which is a prominent open-source project [20]. Jenkins, as already mentioned, was installed on a local virtual machine where all of the development took place. Thus it was not necessary to set up a web server. If the server is installed on a remote machine, it must be assured that the Quartus environment is also installed, so that Jenkins is able to compile the project. The installation process was extremely easy and Jenkins must be acknowledged for it.

Jenkins is accessible and configurable through a web interface. The CI server was configured to poll the Mercurial repository every minute. An alternative would be to configure a periodical build. However, the 1 minute polling cycle provides the fastest feedback. If a change is detected, Jenkins pulls the newest version of the repository and triggers a build using the build script configured for the project. As an example, a pushbutton module and several unit tests were written in MyHDL. The build script simply calls py.test to execute the unit tests. Figure 10 presents a screenshot of the console output after a successful build.
Figure 10. Console output of a successful build in Jenkins

If the changes break the unit tests, py.test would return an error visible from the console output and the build would be marked as failed. Jenkins, as well as any CI server, provides information about build history such as duration and status. This is illustrated in figure 11. In relation to this the number of builds that are kept is also configurable. This is important as in bigger projects storing the build artifacts may require a significant amount of disk space.

Figure 11. Build duration and status trend in Jenkins
In the graph presented in figure 11, red signifies failed builds and blue successful builds. This is extremely useful information which provides insight into the ‘health’ of the code base.

A full setup to test Poart would require the following steps:

- execute unit tests
- convert MyHDL code to VHDL
- compile the Quartus project
- program Poart
- execute functional tests.

The process of executing the unit tests with the latest version of the code has already been explained earlier in this section. However, it is also important to highlight that the unit tests do not depend on anything else, for example it is not required to compile the design before executing the tests, nor do they produce any input used by the other phases. This means that unit tests may be executed in parallel to the other activities and thus save time. The simplest way to accomplish this is to configure a separate independent build in Jenkins.

The converting of MyHDL code and the compilation of Quartus must happen sequentially only after the first one had completed. In a small project where the conversion is a relatively short process, it would be practical that these two activities are executed in one build. It is then possible to configure that upon successful completion, another build is triggered which programs the board. Similarly, after successful programming, a final build can be triggered which executes the functional tests. By separating these activities in different builds it is easier to identify at which phase an error occurred.
7 Discussion

Testing is one of the main pillars of agile development. However, unfortunately it is not uncommon that the first encounter with testing practices for fresh graduates occurs in the field rather than in the university classrooms. Therefore, the information on agile testing presented in the current paper provides a good start for further exploration to students who are about to commence a career as a software developer, be it on embedded platforms.

In fact the practices introduced are so general in nature that, in my opinion, they can be utilized in any type of programming projects. The field chosen for the project, namely digital design, was particularly challenging as it is not generally perceived as a software development activity due to the fact that the final product is a hardware design, rather than a program. It was therefore rewarding to demonstrate that by using open source tools, such as MyHDL, Jenkins, and Robot Framework, agile testing practices can be easily implemented in a digital design project. It is then also inherently true that embedded programming projects which use general purpose programming languages, such as C, could integrate even better.

As the project proceeded, greater emphasis was put on agile testing and practices. Nevertheless, a significant part of the work involved the implementation of the underlying hardware platform. The experience was fulfilling and the outcome is a functioning extensible FPGA platform which may be used in a variety of applications and which challenge the capabilities of automated testing even further.

The main challenge over the course of the project was the one of focus. The initial goals set for the reference application (the one to be tested) were too high and this occasionally led to frustration and procrastination. Nevertheless, in my opinion the delay and the subsequent outscoping of the originally aspired hardware design did not prevent me from achieving the goal of the project.
8 Conclusions

The goal of the project was to present the basics of agile testing and ways that the related practices can be applied in the field of digital design. For this purpose a small test system was successfully built to illustrate the key components of continuous integration and test automation.

Tools that facilitate agile testing are constantly evolving. The hardware description language MyHDL is an innovative project which allows for a more seamless integration with these tools than VHDL or Verilog. Based on Python, MyHDL promotes the use of modern software development practices in hardware modeling, such as test-driven development and unit testing.

The outcome of the project was a successful demonstration that agile testing can be integrated with the design flow of digital systems. Unit tests were automated and executed by a continuous integration server. The flow of the system was the same as what would be expected of any other more common application.

Future development of the system would require the implementation of functional tests by utilizing a test automation framework. The challenges lie in the integration with other testing tools such as network traffic generators and digital acquisition devices. The required steps were outlined in the report.
References


Accessed 19 April 2011.


<table>
<thead>
<tr>
<th>No.</th>
<th>Source</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Accessed 4 May 2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Accessed 6 May 2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Accessed 6 May 2011</td>
</tr>
</tbody>
</table>
Appendix 1. Poart hardware user guide

Poart **input power voltage** range: +6V to +20V. **Note:** The negative voltage (or ground) is connected to the tip of the connector. The PWR LED indicates that the board is on. The RST pushbutton resets the power of the board without the need to unplug it.

The **onboard 32 MHz clock oscillator** is connected to FPGA pin BANK1_23 (CLK0).

Poart provides 2 100-pin **external connectors**. One of the external connectors is marked as J3, the second one, even though not marked on the PCB is referred to as ‘J2’. This corresponds to the schematic component names. Table 1 and 2 present the pin map of the external ports. Pins not listed in the tables are left floating, i.e. no-connects. FPGA pins are presented in the format ‘BANKx_y’.

Table 1. Extension port J2 pin map

<table>
<thead>
<tr>
<th>J2 Pin</th>
<th>Function</th>
<th>J2 Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Raw power voltage</td>
<td>2</td>
<td>Raw power voltage</td>
</tr>
<tr>
<td>3</td>
<td>Raw power voltage</td>
<td>4</td>
<td>Raw power voltage</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>6</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>+3.3V</td>
<td>10</td>
<td>+3.3V</td>
</tr>
<tr>
<td>11</td>
<td>+3.3V</td>
<td>12</td>
<td>+3.3V</td>
</tr>
<tr>
<td>13</td>
<td>BANK2_160</td>
<td>14</td>
<td>BANK2_185</td>
</tr>
<tr>
<td>15</td>
<td>BANK2_161</td>
<td>16</td>
<td>BANK2_187</td>
</tr>
<tr>
<td>17</td>
<td>BANK2_162</td>
<td>18</td>
<td>BANK2_188</td>
</tr>
<tr>
<td>19</td>
<td>BANK2_163</td>
<td>20</td>
<td>BANK2_189</td>
</tr>
<tr>
<td>21</td>
<td>BANK2_164</td>
<td>22</td>
<td>BANK2_191</td>
</tr>
<tr>
<td>23</td>
<td>BANK2_165</td>
<td>24</td>
<td>BANK2_192</td>
</tr>
<tr>
<td>25</td>
<td>BANK2_168</td>
<td>26</td>
<td>BANK2_193</td>
</tr>
<tr>
<td>27</td>
<td>BANK2_169</td>
<td>28</td>
<td>BANK2_195</td>
</tr>
<tr>
<td>29</td>
<td>BANK2_170</td>
<td>30</td>
<td>BANK2_197</td>
</tr>
<tr>
<td>31</td>
<td>BANK2_171</td>
<td>32</td>
<td>BANK2_198</td>
</tr>
<tr>
<td>33</td>
<td>BANK2_173</td>
<td>34</td>
<td>BANK2_199</td>
</tr>
</tbody>
</table>
Table 2. Extension port J3 pin map

<table>
<thead>
<tr>
<th>J3 Pin</th>
<th>Function</th>
<th>J3 Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Raw power voltage</td>
<td>2</td>
<td>Raw power voltage</td>
</tr>
<tr>
<td>3</td>
<td>Raw power voltage</td>
<td>4</td>
<td>Raw power voltage</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>6</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>+3.3V</td>
<td>10</td>
<td>+3.3V</td>
</tr>
<tr>
<td>11</td>
<td>+3.3V</td>
<td>12</td>
<td>+3.3V</td>
</tr>
<tr>
<td>13</td>
<td>BANK4_56</td>
<td>14</td>
<td>BANK4_81</td>
</tr>
<tr>
<td>15</td>
<td>BANK4_57</td>
<td>16</td>
<td>BANK4_82</td>
</tr>
<tr>
<td>17</td>
<td>BANK4_58</td>
<td>18</td>
<td>BANK4_84</td>
</tr>
<tr>
<td></td>
<td>BANK4_59</td>
<td></td>
<td>BANK4_86</td>
</tr>
<tr>
<td>---</td>
<td>---------</td>
<td>---</td>
<td>---------</td>
</tr>
<tr>
<td>21</td>
<td>BANK4_60</td>
<td>22</td>
<td>BANK4_87</td>
</tr>
<tr>
<td>23</td>
<td>BANK4_61</td>
<td>24</td>
<td>BANK4_88</td>
</tr>
<tr>
<td>25</td>
<td>BANK4_63</td>
<td>26</td>
<td>BANK4_89</td>
</tr>
<tr>
<td>27</td>
<td>BANK4_64</td>
<td>28</td>
<td>BANK4_90</td>
</tr>
<tr>
<td>29</td>
<td>BANK4_67</td>
<td>30</td>
<td>BANK4_92</td>
</tr>
<tr>
<td>31</td>
<td>BANK4_68</td>
<td>32</td>
<td>BANK4_94</td>
</tr>
<tr>
<td>33</td>
<td>BANK4_69</td>
<td>34</td>
<td>BANK4_95</td>
</tr>
<tr>
<td>35</td>
<td>BANK4_70</td>
<td>36</td>
<td>BANK4_96</td>
</tr>
<tr>
<td>37</td>
<td>BANK4_72</td>
<td>38</td>
<td>BANK4_97</td>
</tr>
<tr>
<td>39</td>
<td>BANK4_74</td>
<td>40</td>
<td>BANK4_99</td>
</tr>
<tr>
<td>41</td>
<td>BANK4_75</td>
<td>42</td>
<td>BANK4_101</td>
</tr>
<tr>
<td>43</td>
<td>BANK4_76</td>
<td>44</td>
<td>BANK4_102</td>
</tr>
<tr>
<td>45</td>
<td>BANK4_77</td>
<td>46</td>
<td>BANK4_103</td>
</tr>
<tr>
<td>47</td>
<td>BANK4_80</td>
<td>48</td>
<td>BANK4_104</td>
</tr>
<tr>
<td>49</td>
<td>BANK3_133</td>
<td>50</td>
<td>BANK3_105</td>
</tr>
<tr>
<td>51</td>
<td>BANK3_134</td>
<td>52</td>
<td>BANK3_106</td>
</tr>
<tr>
<td>53</td>
<td>BANK3_135</td>
<td>54</td>
<td>BANK3_107</td>
</tr>
<tr>
<td>55</td>
<td>BANK3_137</td>
<td>56</td>
<td>BANK3_108</td>
</tr>
<tr>
<td>57</td>
<td>BANK3_138</td>
<td>58</td>
<td>BANK3_110</td>
</tr>
<tr>
<td>59</td>
<td>BANK3_139</td>
<td>60</td>
<td>BANK3_112</td>
</tr>
<tr>
<td>61</td>
<td>BANK3_141</td>
<td>62</td>
<td>BANK3_113</td>
</tr>
<tr>
<td>63</td>
<td>BANK3_142</td>
<td>64</td>
<td>BANK3_114</td>
</tr>
<tr>
<td>65</td>
<td>BANK3_143</td>
<td>66</td>
<td>BANK3_115</td>
</tr>
<tr>
<td>67</td>
<td>BANK3_144</td>
<td>68</td>
<td>BANK3_116</td>
</tr>
<tr>
<td>69</td>
<td>BANK3_145</td>
<td>70</td>
<td>BANK3_117</td>
</tr>
<tr>
<td>71</td>
<td>BANK3_146</td>
<td>72</td>
<td>BANK3_118</td>
</tr>
<tr>
<td>73</td>
<td>BANK3_147</td>
<td>74</td>
<td>BANK3_127</td>
</tr>
<tr>
<td>75</td>
<td>BANK3_149</td>
<td>76</td>
<td>BANK3_128</td>
</tr>
<tr>
<td>77</td>
<td>BANK3_150</td>
<td>78</td>
<td>BANK3_129</td>
</tr>
<tr>
<td>79</td>
<td>BANK3_151</td>
<td>80</td>
<td>BANK3_130</td>
</tr>
<tr>
<td>81</td>
<td>BANK3_152</td>
<td>82</td>
<td>BANK3_131</td>
</tr>
<tr>
<td>83</td>
<td></td>
<td></td>
<td>BANK3_132</td>
</tr>
</tbody>
</table>
Appendix 2. Extension board hardware user guide

The Ethernet extension board is designed to work with Poart’s J3 extension port. The POWER LED on the extension board is lit when the board is powered.

For debug purposes the board provides two user programmable LEDs (L1 and L2) and a pushbutton (PB).

Table 3. User programmable LEDs and PB pin mapping to Poart’s FPGA pins

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>BANK3_147</td>
</tr>
<tr>
<td>L2</td>
<td>BANK3_146</td>
</tr>
<tr>
<td>PB</td>
<td>BANK3_149</td>
</tr>
</tbody>
</table>

The following table presents the connections of the Ethernet controller to the FPGA.

Table 4. Ethernet controller connections to the Poart FPGA

<table>
<thead>
<tr>
<th>Controller pin</th>
<th>Function</th>
<th>FPGA pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>AD4</td>
<td>BANK4_68</td>
</tr>
<tr>
<td>6</td>
<td>AD5</td>
<td>BANK4_69</td>
</tr>
<tr>
<td>7</td>
<td>AD6</td>
<td>BANK4_70</td>
</tr>
<tr>
<td>8</td>
<td>AD7</td>
<td>BANK4_72</td>
</tr>
<tr>
<td>9</td>
<td>A5</td>
<td>BANK4_74</td>
</tr>
<tr>
<td>10</td>
<td>A6</td>
<td>BANK4_75</td>
</tr>
<tr>
<td>11</td>
<td>A7</td>
<td>BANK4_76</td>
</tr>
<tr>
<td>12</td>
<td>A8</td>
<td>BANK4_77</td>
</tr>
<tr>
<td>13</td>
<td>A9</td>
<td>BANK4_80</td>
</tr>
<tr>
<td>19</td>
<td>A10</td>
<td>BANK3_105</td>
</tr>
<tr>
<td>20</td>
<td>A11</td>
<td>BANK4_104</td>
</tr>
<tr>
<td>33</td>
<td>CLKOUT</td>
<td>BANK3_129</td>
</tr>
<tr>
<td>34</td>
<td>INT/SPISEL</td>
<td>BANK4_103</td>
</tr>
<tr>
<td>35</td>
<td>AD8</td>
<td>BANK4_102</td>
</tr>
<tr>
<td>36</td>
<td>AD9</td>
<td>BANK4_101</td>
</tr>
<tr>
<td>37</td>
<td>AD10</td>
<td>BANK4_99</td>
</tr>
<tr>
<td></td>
<td>Description</td>
<td>Bank</td>
</tr>
<tr>
<td>---</td>
<td>------------------------</td>
<td>--------</td>
</tr>
<tr>
<td>38</td>
<td>AD11</td>
<td>BANK4_97</td>
</tr>
<tr>
<td>39</td>
<td>AD12</td>
<td>BANK4_96</td>
</tr>
<tr>
<td>40</td>
<td>AD13</td>
<td>BANK4_95</td>
</tr>
<tr>
<td>41</td>
<td>AD14</td>
<td>BANK4_94</td>
</tr>
<tr>
<td>42</td>
<td>AD15</td>
<td>BANK4_92</td>
</tr>
<tr>
<td>43</td>
<td>A12</td>
<td>BANK4_90</td>
</tr>
<tr>
<td>44</td>
<td>A13</td>
<td>BANK4_89</td>
</tr>
<tr>
<td>45</td>
<td>A14/PSPCFG1</td>
<td>BANK4_88</td>
</tr>
<tr>
<td>48</td>
<td>WRH/B1SEL</td>
<td>BANK4_87</td>
</tr>
<tr>
<td>49</td>
<td>CS</td>
<td>BANK4_86</td>
</tr>
<tr>
<td>50</td>
<td>SO/WR/WRL/EN/B0SEL</td>
<td>BANK4_84</td>
</tr>
<tr>
<td>51</td>
<td>SI/RD/RW</td>
<td>BANK4_82</td>
</tr>
<tr>
<td>52</td>
<td>SCK/AL/PSPCFG4</td>
<td>BANK4_81</td>
</tr>
<tr>
<td>53</td>
<td>AD0</td>
<td>BANK4_56</td>
</tr>
<tr>
<td>54</td>
<td>AD1</td>
<td>BANK4_57</td>
</tr>
<tr>
<td>55</td>
<td>AD2</td>
<td>BANK4_58</td>
</tr>
<tr>
<td>56</td>
<td>AD3</td>
<td>BANK4_59</td>
</tr>
<tr>
<td>57</td>
<td>A0</td>
<td>BANK4_60</td>
</tr>
<tr>
<td>58</td>
<td>A1</td>
<td>BANK4_61</td>
</tr>
<tr>
<td>59</td>
<td>A2</td>
<td>BANK4_63</td>
</tr>
<tr>
<td>60</td>
<td>A3</td>
<td>BANK4_64</td>
</tr>
<tr>
<td>61</td>
<td>A4</td>
<td>BANK4_67</td>
</tr>
</tbody>
</table>
Appendix 3. MyHDL Unit test code snippet

def enable_signal():
    """ Test the Enable signal functionality """
    Clk, Enable, PbIn_Low, PbOut_Low = [Signal(bool(0)) for i in range(4)]
    PbIn_High, PbOut_High = [Signal(bool(1)) for i in range(2)]

    clk_gen = clk_driver(Clk)

    mut_active_high = pb_debouncer(
        Enable,
        Clk,
        PbIn_High,
        PbOut_High,
        clkHz=100,
        activeLevel = ACTIVE_HIGH,
        samplingFrequency=100,
        numberOfEqualSamples=4
    )

    mut_active_low = pb_debouncer(
        Enable,
        Clk,
        PbIn_Low,
        PbOut_Low,
        clkHz=100,
        activeLevel = ACTIVE_LOW,
        samplingFrequency=100,
        numberOfEqualSamples=4
    )

    @always(Clk.negedge)
    def monitor():
        print "Time: %s" % now()
        assert(1 == PbOut_Low)   # mut_active_low drives it high
        assert(0 == PbOut_High)  # mut_active_high drives it low

    return instances()

def test_enable_signal():
    sim = Simulation(enable_signal())
    sim.run(10) # 10 time steps