MOSES ADELERE

AN FPGA MUSIC PLAYER

TECHNOLOGY AND COMMUNICATION
2011
ABSTRACT

Author        Moses Adelere
Title         An FPGA Based Music Player
Year          2011
Language      English
Pages         55
Name of Supervisor Yang Liu

As the demand for portable electronics devices increase, so is the need for an improved technology. Electronics manufacturers around the world are looking for ways to make profit at a reasonable cost of production.

The objective of this thesis is to replace microcontroller based electronic devices with an FPGA which eliminates the cost of acquiring new peripheral when new functionality is to be added to existing devices.

The design is in two phases, mainly consisting the hardware and software. The hardware modules use an Intellectual properties from Terasic Technology, excepts the VGA display. The software module communicates with the Nios processor.

Keywords         FPGA, Microcontroller, Intellectual properties
ACKNOWLEDGEMENT

First and foremost, to Almighty God for his guidance and wisdom all through the years I have lived. To my mother for giving me life. To the rest of my family for their support. To all my friends, who support and advise me all through my study.

To my supervisor, Liu Yang for his advise and support. To Jarmo Makela, who made mathematics so simple, also not to forget Dr Gao Chao, a teacher of high pedigree, and to the rest of the teacher in VAMK.

To Altera and Terasic, for giving the right to edit source code and other intellectual property of the company.
CONTENTS

ABSTRACT

ACKNOWLEDGEMENT ................................................................................................. 2

ABBREVIATIONS ........................................................................................................ 3

1 INTRODUCTION ........................................................................................................... 4
  1.1 BRIEF INTRODUCTION ABOUT FPGA ........................................................... 4
  1.2 BENEFIT OF USING FPGA IN DESIGN ............................................................ 4

2 DE2 EDUCATIONAL BOARD .................................................................................... 5
  2.1 STRUCTURE OF THE DE2 BOARD ................................................................. 6

3 DEVELOPMENT SOFTWARE ................................................................................... 9
  3.1 QUARTUS II SOFTWARE .................................................................................. 9
  3.2 SOPC BUILDER .................................................................................................. 11
  3.3 NIOS II EMBEDDED DEVELOPMENT IDE ..................................................... 12

4 BACKGROUND ABOUT THE SYSTEM REQUIREMENT ..................................... 13
  4.1 WAV FORMAT .................................................................................................... 13
  4.2 FAT FILE SYSTEM ............................................................................................. 16
    4.2.1 STRUCTURE OF THE FAT16 FILE SYSTEM ............................................ 18
  4.3 WM8731 AUDIO CODEC ................................................................................... 19
  4.4 SD CARD ............................................................................................................. 22
  4.5 ADV7123 VGA CODEC ..................................................................................... 23

5 IMPLEMENTATION ..................................................................................................... 25
  5.1 SD CONTROLLER ............................................................................................... 28
  5.2 AUDIO CONTROLLER ....................................................................................... 31
  5.3 VGA CONTROLLER ............................................................................................ 34
  5.4 FAT FILE LIBRARY ............................................................................................. 45
  5.5 WAVE LIBRARY ................................................................................................ 48
  5.6 OTHER PERIPHERALS ...................................................................................... 50
  5.7 USER CONTROL .................................................................................................. 51
  5.8 FUNCTIONAL DIAGRAM ................................................................................... 52
  5.9 PROBLEM FACED .............................................................................................. 53
  5.10 FUTURE WORK ................................................................................................ 54
6 CONCLUSION .......................................................................................... 54
REFERENCE ............................................................................................ 55
### ABBREVIATIONS

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGPA</td>
<td>Field gate programmable array</td>
</tr>
<tr>
<td>I2C</td>
<td>Inter integrated circuit</td>
</tr>
<tr>
<td>FAT</td>
<td>Fat allocation table</td>
</tr>
<tr>
<td>SD</td>
<td>Secure digital</td>
</tr>
<tr>
<td>SOPC</td>
<td>System on programmable chip</td>
</tr>
<tr>
<td>RIFF</td>
<td>Resources interchange file format</td>
</tr>
<tr>
<td>JTAG</td>
<td>Joint test action group</td>
</tr>
<tr>
<td>UART</td>
<td>Universal asynchronous receiver/transmitter</td>
</tr>
<tr>
<td>HDL</td>
<td>Hardware description language</td>
</tr>
<tr>
<td>VHDL</td>
<td>VHSIC Hardware description language</td>
</tr>
<tr>
<td>VHSIC</td>
<td>Very high speed integrated circuit</td>
</tr>
<tr>
<td>DAC</td>
<td>Digital to analog converter</td>
</tr>
</tbody>
</table>
1 INTRODUCTION

The aim of this thesis is to build an FPGA based music player. Firstly, the word FPGA is an acronym for “Field programmable gate array” which is an integrated circuit designed to be configured by the designer after being manufactured. The configuration of an FPGA can be done using HDL and C programming language provided it has a custom program inbuilt processor like in Altera FPGA used for the implementation of this project.

Altera defines FPGA as a semiconductor device that can be programmed after manufacturing, and allow you to program products features and functions, adapt to new standards, and reconfigure hardware for specific applications even after the product has been installed on the FPGA [5].

1.1 BRIEF INTRODUCTION ABOUT FPGA

The manifestation of the FPGA industry began from PROM (programmable read only memory) and PLD (programmable logic device). Both of which can be programmed in batches from the factory.

In 1984, the first FPGA device was invented by Ross Freeman, also the co-founder of the Xilinx technology. The first design was “XC2064” chip, is a computer chip full of open gates that engineers can reprogram as much as the need arises to add a new functionality to custom device, and the adaptation to changing specification.

1.2 BENEFIT OF USING FPGA IN DESIGN

The following benefits can be derived from using FPGA chips in electronics designs.
1. Good performance

considering the advantage derived from hardware parallelism, FPGA exceeds the computing power of digital signal processing [10].

2. Customization

This option provides the designer of electronics system the flexibility to choose the desire components, controllers and peripherals to be used in designs.

3. Component and cost reduction

With the vast capability of FPGA, previous system designs that required additional components to improve its functionality can be replaced with a single FPGA chip. The reduction in the number of components in a design can reduce the robust size of the board and inventory management, thus reduce the time expended and also cut down the cost of production.

4. Obsolescence mitigation

FPGA soft-processor provides an excellent solution that arises when considering the lifespan of electronics designs. Since the source of HDL for the soft-processor can be purchased from it owner to combat the issue of component obsolescence mitigation.

2 DE2 EDUCATIONAL BOARD

The information about the DE2 educational board is an extract from the user manual provided by Altera on the board.
2.1 STRUCTURE OF THE DE2 BOARD

The figure below shows a labelled diagram of the DE2 educational board, illustrating its layout, and indicating the component constituting the board.

![Diagram of DE2 Educational Board](image)

Figure 1: DE2 Educational Board [5]

The board has many features, allowing end-user to implement a wide range of embedded application ranging from the simple to sophisticated circuits.

The board is equipped with the following hardware:

- Altera cyclone II 2C35 FPGA device
- Altera serial configuration device – EPCS16
- USB Blaster for programming and user API control, both JTAG and Active serial programming modes are supported

- 512-Kbytes SRAM

- 8-MByte flash memory

- SD Card socket

- Four user push-button switches

- 18 Toggle switches

- 18 Red user LEDs

- 9 Green user LEDs

- 50-MHz and 27-MHz Oscillator for clock sources

- 24-bit CD quality audio CODEC with line-in, line-out, and microphone in-jacks

- VGA DAC (10-bits high speed triple DACs) with VGA-out connector

- TV decoder (NTSC/PAL) and TV-in connector

- 10/100 Ethernet controller with a connector

- USB Host/Slave controller with USB type A and B connector

- PS/2 mouse/keyboard connector

- IrDA transceiver

- Two 40-pins Expansion headers with diode protection

Also with the above hardware, the board is also equipped with software examples. The board requires its users to be familiar with Quartus II software before the
FPGA chip can be programmed, and in some case the requirement is not only the Quartus II software, but also the NIOS II software.

The figure below shows the block diagram of the DE2 board.

Figure 2: Block diagram of the DE2 board.
3 DEVELOPMENT SOFTWARE

In this section of the report, the software used for the implementation of the project will be described in short detail.

3.1 QUARTUS II SOFTWARE

The software was developed by Altera technology for programming FPGA device using HDL programming, Block diagram/schematic files, or others design entry formats. It has an easy to use graphical user interface, and a modular compiler which includes the following lists below;

1. Analysis and synthesis
2. Fitter (place and route)
3. Assembler (generates the programming file)
4. Timing Analysis
5. EDA Netlist Writer.

The following procedure describe how to create a new project on the Quartus II graphical interface

1. Launch the software from your computer
2. Create a new project, select File → New project wizard
3. Choose the device family (for this project cyclone II)
4. Using the Text editor, create a new HDL file (Verilog/VHDL), or Block editor to create clock diagram with symbols representing the design.
5. Use the MegaWizard Plug-in manager to generate custom variations of megafUNCTIONS and IP functions to instantiate the design. (Optional)
6. Use SOPC builder, or DSP builder to create a system-level design. (For this project, SOPC builder was deployed)

7. Use the Analysis and synthesis to synthesize the design

8. Perform place and route on the design using the fitter.

9. Perform the timing analysis on the design using the timer analyser

10. Create the programming file using the Assembler

11. Program the FPGA device using the .sof or .pof file created by the Assembler from the programmer.

Note: The Quartus II software includes solutions for all phases of FPGA and CPLD designs [user manual].
3.2 SOPC BUILDER

The SOPC builder is one among the system-level design flow supported by the Quartus II software. It is included in the Quartus II software, and allows engineers to rapidly design and evaluates system-on-chip architecture, as well as design at a higher level of abstraction.

The SOPC builder is an automated system development tools that dramatically simply the task of creating a high-performance SOPC designs [user manual]. It provides engineers the opportunity to design a custom component, use SOPC system component in design architectures, as well as generate and verifying the system before final integration of the system. It composed of components such as CPU, memory, timer, standard and user-define peripheral, UART, JTAG, Avalon tri-state bridge etc., and also provide an interface to user-defined logics. There are four techniques for using SOPC builder system with user-defined logic;

1. Simple PIO connection
2. Bus interface to external logic
3. Publishing a local SOPC builder component, and
4. instantiation inside the system module

For each project created with the SOPC builder contains a system descriptive file. The file which has a .ptf extension contains all the options, setting, and parameter included in the SOPC builder. Each component included in the SOPC design has a corresponding PTF file, and this file is used in generating the source code, software component and simulation files for the system.

The design flow of a typical SOPC builder is shown below;
The Nios II IDE is based on the Eclipse IDE platform, and the Eclipse CDT plug-in. It has a user friendly development environment that works for all Nios II processor based system. With the Altera FPGA connected to the host machine running Nios IDE, engineers can write program for and communicate with Nios II processor via the Altera JTAG usually the USB Blaster.

The Nios EDS automatically creates a board support package (BSP) for Nios II processor based system, thus saving time required for manually creating it. The BSP created provide C/C++ runtime environment, insulating engineers from the hardware in the embedded system design.

It has an easy to use graphical interface which creates and manages makefile generated based on the system file (.ptf) create with the SOPC builder.

3.3 NIOS II EMBEDDED DEVELOPMENT IDE

Figure: 4 Design flow of SOPC builder [].
4 BACKGROUND ABOUT THE SYSTEM REQUIREMENT

The following heading gives an insight about the major entity of the system.

4.1 WAV FORMAT

The Wav file format is part of the numerous formats defined in the Microsoft RIFF specification for storing media files. It can be identified by the extension in its filename (.wav). The type of data samples stored is the raw data without any form of compression making it relatively large compared to other media format like the MPEG.

It consists of three chunks of information namely:

1. RIFF (Resource interchange file format)
2. Format
3. Data

The RIFF is a tagged file structure developed for multimedia resources files. Its structure is very similar to the Electronic Art IFF, though not a file format in its own natural existence, but contains “Interchange file format” related to its origin. As a chunk, it identifies the file as a Wav file making it suitable for;

1. playing back multimedia data
2. recording multimedia data
3. Exchanging multimedia data between applications.

The format chunk identifies parameters such as numbers of channel, sample rates etc., while the Data chunk contains the actual data sample of the media file. The figure below show a Wav file format block;
The table below gives an insight about the wav file format.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Size (Bytes)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ChunkID</td>
<td>4</td>
<td>Contains the letters “RIFF” in ASCII format (0x46464952 little-endian form).</td>
</tr>
<tr>
<td>4</td>
<td>ChunkSize</td>
<td>4</td>
<td>4 + (8 + SubchunkSize)</td>
</tr>
</tbody>
</table>

The table above gives an insight about the wav file format.

Figure 5: A Canonical Wav file format [4]

The "RIFF" chunk descriptor
- The format of concern here is "WAVE", which requires two sub-chunks: "fmt " and "data"

The "fmt" sub-chunk
- Describes the format of the sound information in the data sub-chunk

The "data" sub-chunk
- Indicates the size of the sound information and contains the raw sound data
<table>
<thead>
<tr>
<th>Offset</th>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Format</td>
<td>4</td>
<td>Contains the letter “WAVE” (0x45564157 little-endian form)</td>
</tr>
<tr>
<td>12</td>
<td>Subchunk1 ID</td>
<td>4</td>
<td>Contains the letter “fmt” (0x20746d66 little-endian form)</td>
</tr>
<tr>
<td>16</td>
<td>Subchunk1 Size</td>
<td>4</td>
<td>16 for PCM</td>
</tr>
<tr>
<td>20</td>
<td>AudioFormat</td>
<td>2</td>
<td>PCM = 1, other values indicate a form of compression in the data</td>
</tr>
<tr>
<td>22</td>
<td>NumChannels</td>
<td>2</td>
<td>Mono = 1, Stereo = 2</td>
</tr>
<tr>
<td>24</td>
<td>SampleRate</td>
<td>4</td>
<td>8000, 44100 etc.</td>
</tr>
<tr>
<td>28</td>
<td>ByteRate</td>
<td>4</td>
<td>SampleRate * NumChannels * BitsPerSample/8</td>
</tr>
<tr>
<td>32</td>
<td>BlockAlign</td>
<td>2</td>
<td>The number of bytes for one sample including</td>
</tr>
</tbody>
</table>
all channels.

<table>
<thead>
<tr>
<th>Subchunk2ID</th>
<th>36</th>
<th>Contains the letters “data” (0x61746164 little-endian form).</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subchunk2Size</td>
<td>40</td>
<td>This is the number of bytes in the data sample.</td>
</tr>
<tr>
<td>Data</td>
<td>44</td>
<td>The actual sound data.</td>
</tr>
</tbody>
</table>

Table 1: Wave Data information [4]

### 4.2 FAT FILE SYSTEM

The FAT is an abbreviation of File Allocation Table, designed by Microsoft giving operating systems the possibility to track the location and determine the order of succession of each pieces of a file. Since the inception of the common removable flash memory, the FAT system has become a format widely used file format in digital device, computers.

The FAT file system provides a way of tracking and monitoring when a file is created or updated, and identifying the size of the file. It also provides mechanism for storing other characteristics of a file such as read-only, whether a hidden in a directory display making it an ideal file format for removable memory devices.

The table below provides information about the structure of the FAT file system:
<table>
<thead>
<tr>
<th>Byte Offset</th>
<th>Length (Bytes)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>3</td>
<td>jump instruction to boot code</td>
</tr>
<tr>
<td>0x03</td>
<td>8</td>
<td>indicates what system formatted the volume</td>
</tr>
<tr>
<td>0x0B</td>
<td>2</td>
<td>number of bytes per sector</td>
</tr>
<tr>
<td>0x0D</td>
<td>1</td>
<td>number of sector per cluster</td>
</tr>
<tr>
<td>0x0E</td>
<td>2</td>
<td>number of reserved sector</td>
</tr>
<tr>
<td>0x10</td>
<td>1</td>
<td>number of allocated tables</td>
</tr>
<tr>
<td>0x11</td>
<td>2</td>
<td>maximum number of root directory entries</td>
</tr>
<tr>
<td>0x13</td>
<td>2</td>
<td>total number of sector</td>
</tr>
<tr>
<td>0x15</td>
<td>1</td>
<td>media descriptor</td>
</tr>
<tr>
<td>0x16</td>
<td>2</td>
<td>sectors per FAT</td>
</tr>
<tr>
<td>0x18</td>
<td>2</td>
<td>sectors per track</td>
</tr>
<tr>
<td>0x1A</td>
<td>2</td>
<td>Numbers of heads for interrupt 0x13.</td>
</tr>
<tr>
<td>0x1C</td>
<td>4</td>
<td>count of hidden sectors preceding the partition</td>
</tr>
</tbody>
</table>
This field is the new 32-bit total count of sectors on the volume.

Table 2: Common offset among versions of FAT file system [1]

<table>
<thead>
<tr>
<th>Offset</th>
<th>Length</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>4</td>
<td>Table 2: Common offset among versions of FAT file system [1]</td>
</tr>
</tbody>
</table>

4.2.1 STRUCTURE OF THE FAT16 FILE SYSTEM

The FAT system disk is organised into sectors, with each sector storing 512 bytes of data. The sector is the smallest unit used when writing or reading data from disk formatted with the FAT system. Unlike the sector, the cluster is used by the operating system as the smallest unit when allocating storage space on disk with FAT partition, having a varying size depending on size of the partition, and varies from drive to drive.

The FAT identifies each cluster in a partition as;

1. Cluster in-use by a file
2. Bad cluster
3. Unused cluster
4. Last cluster in a file

FAT16 file system uses 16 bits cluster addressing system, and its volume is divided into four as shown in Figure 6 below.

The boot sector is the first sector of the volume, defining the volume, and also contains the code to enter the file system.

The FAT is a series of addresses for checking the next cluster in the system, and accessed as a lookup table. The FAT is an important data structure such
that it has two copies, one as the primary, and the other as a backup when there is a fault in the system.

The root folder/directory has a fixed location and length (512 bytes), always located at the start of the volume.

The other folders and all files occupy the rest of the volume, and are divided into clusters.

![Diagram of FAT16 volume structure]

Figure 6: Structure of the FAT16 volume

Note: FAT16 can not be used on volume greater than 2GB.

### 4.3 WM8731 AUDIO CODEC

The CODEC is a low power stereo codec integrated with a headphone driver, specifically designed for portable audio device such MP3 player, PDAs, smartphone, recorders etc. The CODEC is equipped with stereo line and microphone level audio inputs, alongside with a mute function, programmable
line level volume control, and a bias voltage output suitable for an electret type microphone.

It has a sampling rate ranging between 8 KHz to 96 KHz, and can be controlled using serial I2C bus interface. The controlling interface uses 2 or 3 wire serial interface, which provides the access characteristic like volume control, power management, mute, and de-emphasis. Digital filter de-emphasis is provided at 32 KHz, 44.1 KHz, and 48 KHz, can be applied to the digital data under software control.

The figure below shows the block and schematic of the Audio CODEC respectively;

Figure 7: Block diagram of WM8731 Audio CODEC []
The CODEC includes a crystal oscillator circuit which allows audio system reference clock to be generated on device. The oscillator is designed for low EMI, and radiation type. In buffered form, it is available to the rest of the audio system on CLKOUT.

In Digital audio interface, it can be operated in any of the 4 mode offer. These are:

1. I2C
2. DSP
3. Right justified
4. Left justified

The entire modes have a common characteristic of MSB first, and operate with data 16 to 32 bit; also the DACLRC and ADCLRC must always change on the falling edge of the BCLK. Only the Right justified does not support 32 bits data.
4.4 SD CARD

The SD Card known as the secure digital card was design to cater for the need for reliable data storage on consumer mobile and portable electronics, such as digital camera, mobile phones, etc. It was design by the SD Card association. All SD Card supports Microsoft FAT16 file system.

The SD Card can be accessed via a dedicated serial interface for fast data transmission. The interfacing buses are:

1. SPI
2. SD 1-bit mode
3. SD 4-bit mode
4.5 ADV7123 VGA CODEC

The ADV7123 is triple high speed, digital-to-analog converter on a single monolithic chip [4]. It has three 10 bit input ports, 5V/3.3V power supply, and requires clock input for full functionality. Also include in the ADV7123 is an additional control signals, composite SYNC and BLANK. Its applications can be seen in the following:

1. Video signal reconstruction

2. Instrumentation

3. Digital radio modulation

4. Image processing

5. High resolution colour graphic

6. Digital video systems

The figure below show the schematic diagram of the ADV7123 video DAC connected to the VGA port.
The table below shows the electrical signal and description of the video DAC.

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VGA_R[9:0]</td>
<td>10-bit red level</td>
</tr>
<tr>
<td>VGA_G[9:0]</td>
<td>10-bit green level</td>
</tr>
<tr>
<td>VGA_B[9:0]</td>
<td>10-bit blue level</td>
</tr>
<tr>
<td>VGA_CLK</td>
<td>VGA clock</td>
</tr>
<tr>
<td>VGA_BLANK</td>
<td>VGA BLANK</td>
</tr>
<tr>
<td>VGA_HS</td>
<td>VGA HSYNC</td>
</tr>
</tbody>
</table>

Figure 10: Schematic of Video DAC
The implementation for the system requirement of this project is divided into two parts:

1. Hardware

2. Software

which the SOPC builder uses the Avalon switch fabric as the connecting bridge between the hardware and the software. Avalon switch fabric is a collection of signals and logics that connects master and slave of the SOPC builder and other custom components in a Nios II system development.

The block diagrams below hardware and software stack for the project:

<table>
<thead>
<tr>
<th>VGA_VS</th>
<th>VGA VSYNC</th>
</tr>
</thead>
<tbody>
<tr>
<td>VGA_SYNC</td>
<td>VGA SYNC</td>
</tr>
</tbody>
</table>

Table 3: Signal assignment of ADV7123
Figure 11: Software stack

<table>
<thead>
<tr>
<th>System Call</th>
<th>Main</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEG7</td>
<td>WAVE Lib</td>
</tr>
<tr>
<td>I2C</td>
<td>FAT 16</td>
</tr>
<tr>
<td>Audio</td>
<td>SD 1-Bit Mode</td>
</tr>
</tbody>
</table>

NIOS HAL

System Requirement

Hardware \(\rightarrow\) SOPC \(\rightarrow\) Software
In the hardware development, I used the SOPC builder components and other custom or user defined components to configure and generate the Nios system. For the software development, the Nios embedded design suite was used to communicate with the processor.

The figure below shows the hardware connection in the SOPC builder for the implementation of the project.

Figure 12: Hardware stack
5.1 SD CONTROLLER

In the software stack diagram, the SD Card was used to store the music file which was read by the Nios II processor. The main operation of the SD Card was implemented in the software phase using the SD 1 bit mode of operation; in the hardware phase four PIO pins were connected to the SD Card socket. Figure 14 below shows the hardwire connection between the SD card in SD 1-bit mode and the host device.
The SD 1 bit mode is a synchronous serial protocol with one line for data, used for bulk data transfer, one clock line for data synchronisation, and one command line for sending command frames. It supports bus sharing, and can be simply described as a command-data protocol.

The data signal/line has three purposes:

1. To signal interrupts from the signal to the host

2. To indicate successful reception of data blocks on write operations

3. To implement wait states from the device to the host
In the software implementation, the following function prototype were used to configure the card in 1-bit mode. This means that it will only read a block of data at a time i.e. 512 byte.

1. **SD_read_block**

   This function read a single block of data at a time whose size is 512 byte. It sent the cmd17 to read the data on the SD card, then synchronise the data with the clock. Figure 15 shows the reading operation.

![Read Operation Diagram]

**Figure 15: Read operation [6]**

2. **response_R**

   This function return the response related to the command issued.

3. **send_cmd**
This function sends command to the SD card.

4. SD_card_init

This function initializes and detects the card. It persistently sends command to the card, and waits until the response is a success. An example of the response is the CRC.

The command sent in this function is in the following sequence;

cmd55 → cmd41 → cmd2 → cmd3 → cmd9 → cmd10 → cmd7 → cmd16

The hardware peripheral as used in the SOPC builder for the wiring the SD card uses four parallel input/output (PIO) peripheral. The PIOs are SD_CLK, SD_DAT, SD_DAT3, SD_CMD. The SD_CLK has data width of 1, directional port is set to output, and the port direction reset value is 0x0. The SD_DAT, SD_CMD, and the SD_DAT3 has a data width of 1, directional port is set to bidirectional tristate, and the port direction reset value is 0x0.

5.2 AUDIO CONTROLLER

The Audio controller used is a user-defined SOPC component from Terasic technology. It needs an input clock of 18.432 MHz which was generated using PLL, and the resulting clock fed to the Audio controller was 18.51 MHz. The audio configuration demands that the controller operates in the master mode, so that the serial bit (BCK) and the left/right channel clock were provided by the audio chip. The master mode was enabled in the software with the function below;

```c
Bool audio_init(void){
    Bsuccess = audio_regwrite(7, 0x0042);
}
```
The function set the data register for the mode of operation which I2C was preferred to other mode of operation for the project, and enable the master clocking mode.

Figure 16: Master mode connection
In the SOPC builder, two PIO pins were connected to the I2C bus. This bus protocol was implemented in the software module to configure the audio chip with 16-bits per channel. In this mode, the MSB is available on the second rising edge of the BCLK following the transition in the DACLR or ADCLR. Figure 19 below gives an insight. The audio data fetched from the SD card is always 512 bytes, and will be written to the DAC FIFO of the audio controller. Before the writing, it checks if the FIFO buffer is not full.

![Digital Audio Data Timing – Master Mode](image)
The I2C bus consists of two wires and a ground connection. The two wires are I2C_SCLK which has a data width of 1, port direction is set to output, and port direction reset value of 0x0, and the I2C_SDAT which has a bi-direction port, data width of 1, and port direction reset value of 0x0.

5.3 VGA CONTROLLER

The standard VGA format of a monitor contains 640 columns by 480 rows of picture elements. These elements are referred to as pixels, performing the function of displaying images on the screen of the monitor by turning ON and OFF of individual pixel.

The VGA monitor uses five control signals: RED, GREEN, BLUE, HSYNC, and VSYNC. The first three control signals are commonly referred to as RGB signal, controlling the colour formation of a pixel at any location on the screen of the monitor. These signals are carried by the VGA connector to the VGA port of the host. The signals are analog signal with voltage level ranging from 0.7 to 1V.
Figure 14 and Table 3 show a typical VGA connector and pin numbering of the connector.

Figure 20: VGA Connector

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RED</td>
</tr>
<tr>
<td>2</td>
<td>GREEN</td>
</tr>
<tr>
<td>3</td>
<td>BLUE</td>
</tr>
<tr>
<td>4</td>
<td>ID2</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>RGND</td>
</tr>
<tr>
<td>7</td>
<td>GGND</td>
</tr>
<tr>
<td>8</td>
<td>BGND</td>
</tr>
<tr>
<td>9</td>
<td>+5V</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
</tbody>
</table>
pin 11   ID0
pin 12   ID1
pin 13   HSYNC
pin 14   VSYNC
pin 15   ID3

<table>
<thead>
<tr>
<th>VGA_RED</th>
<th>VGA_GREEN</th>
<th>VGA_BLUE</th>
<th>Resulting Color</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Black</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Blue</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Green</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Cyan</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Red</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Magenta</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Yellow</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>White</td>
</tr>
</tbody>
</table>

Table 4: Pin numbering of VGA Connector

To achieve different colour combinations, the RGB signal voltage have to be varied. The text color on the VGA display for this project is white as can be seen in Figure 15 below. This shows that the RGB signals are high. Table 4 show the

Table 5: Color combination

voltage level of the signal to achieve $2^3$ different color combinations.
The VGA timing requirement is an important parameter that was considered when implementing the VGA controller circuit. The timing parameters for the display are 640 x 480 resolutions, a 25.175 MHz clock, 31.469 KHz Line Frequency, and 59.94 Hz Field Frequency.

<table>
<thead>
<tr>
<th>Pixels</th>
<th>Role</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Front porch</td>
</tr>
<tr>
<td>96</td>
<td>Horizontal Sync</td>
</tr>
<tr>
<td>40</td>
<td>Back Porch</td>
</tr>
<tr>
<td>8</td>
<td>Left border</td>
</tr>
<tr>
<td>640</td>
<td>Active</td>
</tr>
<tr>
<td>8</td>
<td>Right border</td>
</tr>
<tr>
<td>800</td>
<td>total/line</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Lines</th>
<th>Role</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Front porch</td>
</tr>
<tr>
<td>2</td>
<td>Vertical Sync</td>
</tr>
<tr>
<td>25</td>
<td>Back porch</td>
</tr>
<tr>
<td>8</td>
<td>Top Border</td>
</tr>
</tbody>
</table>
The values in table 5 and 6 were used for the horizontal and vertical scanning of the screen at a refreshing rate of 60 Hz. The horizontal and vertical scanning uses a counter for its implementation which can be seen in the screenshot below. The total horizontal is 800, and that of the vertical is 525.

<table>
<thead>
<tr>
<th>480</th>
<th>Active</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Bottom border</td>
</tr>
<tr>
<td>525</td>
<td>total/field</td>
</tr>
</tbody>
</table>

Table 6 and 7: Horizontal and vertical sync signals
The VGA timing table shown in Table 7 is derived from 640 x 480 resolutions using the clock of 25.175 MHz.

Figure 21: Horizontal and vertical counter

```vhdl
HCounter : process (clk25)
begin
  if rising_edge(clk25) then
    if reset = '1' then
      Hcount <= (others => '0');
    elsif EndOfLine = '1' then
      Hcount <= (others => '0');
    else
      Hcount <= Hcount + 1;
    end if;
  end if;
end process HCounter;

EndOfLine <= '1' when Hcount = HTOTAL - 1 else '0';

VCounter: process (clk25)
begin
  if rising_edge(clk25) then
    if reset = '1' then
      Vcount <= (others => '0');
    elsif EndOfLine = '1' then
      if EndOfField = '1' then
        Vcount <= (others => '0');
      else
        Vcount <= Vcount + 1;
      end if;
    end if;
  end if;
end process VCounter;
```
Since the clock required for the resolution 640 x 480 need 25 MHz, and the board provides a 50 MHz clock. I generate the 25 MHz using the VHDL code in the screenshot below.

```
process (clk)
begin
  if rising_edge(clk) then
    clk25 <= not clk25;
  end if;
end process;
```

Figure 22: 25 MHz clock generation

The display raster was implemented using an 8 x 8 rom. An example of the rom created for letter “V” is shown below;

01100110
The method used for the text displayed on the VGA is called “tile mapping”. The texts are in predesigned patterns. An example for a pattern “TIME:” is shown below;

Figure 23: VGA Display
The update of the data displayed on the VGA screen is done both in the hardware and software. In the software, I used the function IOWR (VGA_0_BASE, ADDRESS, PARAMETER), and for the hardware update, bit mapping method was employed. The process involves creating a tile memory, example an 8 x 80 rom for numerical values shown below, and each ascii bit on the VGA display gets its bit from the memory.
The screenshot below shows the implementation of a single bit update for the VGA.

Figure 24: Bit update process
This process was performed for every information (title of the song, sample rate, time, and volume) displayed on the VGA monitor. Each of the character and symbol displayed on the VGA monitor were given an address to make it accessible to the Nios processor for update. The screenshot below gives an insight how it was implemented in the VHDL code.

```
process(clk)
begin
  if rising_edge(clk) then  -- Make sure every logic is on rising edge of clock
    if reset_n='1' then     -- To synchronize it
      if chipselect = '1' then
        if write = '1' then
          if address = "00000" then
            player_1 <= conv_integer(writedata(9 downto 0));
          elsif address = "00001" then
            player_1_1 <= conv_integer(writedata(9 downto 0));
          elsif address = "00010" then
            player_1_2 <= conv_integer(writedata(9 downto 0));
          elsif address = "00011" then
            player_1_3 <= conv_integer(writedata(9 downto 0));
          elsif address = "00100" then
            player_1_4 <= conv_integer(writedata(9 downto 0));
          elsif address = "00101" then
            player_1_5 <= conv_integer(writedata(9 downto 0));
          elsif address = "00111" then
            player_2 <= conv_integer(writedata(9 downto 0));
          elsif address = "01000" then
            player_2_1 <= conv_integer(writedata(9 downto 0));
          elsif address = "01001" then
            player_2_2 <= conv_integer(writedata(9 downto 0));
          end if;
        end if;
      end if;
    end if;
  end if;
end process;
```

Figure 25: Bit addressing

Note: Using to_integer() gives a compilation error on Quartus V10, try to avoid it.

The address uses 5 bits which accommodate up to 32 addresses. The Nios uses this addresses to update the information on the VGA monitor. An example is shown in the screenshot below for updating the sample rate of the wav song.
5.4 FAT FILE LIBRARY

The FAT file library implement the FAT16 file system for reading wave file stored in the SD Card. The FAT library support 8 characters long file name, and only reads 512 bytes of data at a time.

The following functions implement the FAT library used in this project:

1. FatClusterType

This function identifies the cluster type in the FAT system. A cluster is a group of sectors on memory devices that have at least a piece of information in it. The table below describe the FAT cluster type and their value or range as used in the implementation.

<table>
<thead>
<tr>
<th>FAT value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000h</td>
<td>Unused cluster</td>
</tr>
</tbody>
</table>
### Table 9: Cluster Types [9]

<table>
<thead>
<tr>
<th>Cluster Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0002h-FFEFh</td>
<td>Used, Next cluster in file</td>
</tr>
<tr>
<td>FFF0h-FFF6h</td>
<td>Reserved cluster</td>
</tr>
<tr>
<td>FFF7h</td>
<td>Bad cluster</td>
</tr>
<tr>
<td>FFF8h-FFFF</td>
<td>Used, Last cluster in file</td>
</tr>
</tbody>
</table>

The screenshot below shows how the FAT cluster type was implemented.

```c
if (Fat > 0 && Fat < 0xFFF0)
    Type = CLUSTER_NEXT_INFILE;
else if (Fat >= 0xFFF0) && Fat <= (unsigned short)0x00
    Type = CLUSTER_LAST_INFILE;
else if (Fat == (unsigned short)0x00)
    Type = CLUSTER_UNUSED;
else if (Fat >= 0xFFF0 && Fat <= 0xFFF6)
    Type = CLUSTER_RESERVED;
else if (Fat == 0xFFF7)
    Type = CLUSTER_BAD;

return Type;
```

Figure 27: Cluster type

2. Fat_Dump

This function checks the directory created by the FAT system, and fetch out information like name of the file in the directory, date created, attributes of the file e.g. hidden file, read-only, system file, volume of the file and so on.
3. Fat_ComposeFilename

This function was used to fetch the name and the extension type of the file in the directory of the FAT system. The FAT system supports 8.3 filename system i.e. 8 bits for the file name and 3 bit for its extension type. The figure below shows how it was implemented in the Nios C code.

```c
while(1 < 8 && pDir->Name[1] != 0 && pDir->Name[1] != ' ')
    szFilename[nPos++] = pDir->Name[i++];

szFilename[nPos++] = '.';
i=0;
    szFilename[nPos++] = pDir->Extension[i++];
szFilename[nPos++] = 0;
```

Figure 28: File name compose

4. Fat_FileSize

This function returns the size/volume of the file in the directory.

5. FatNextCluster

This function check the status of the next clusters of the data. The pseudo-code below describes the flow of the implementation.

1. if status is readonly
2. NextCluster = *(unsigned short *)(gVolumeInfo.szFatTable + (ThisCluster << 1));
3. ClusterType = fatClusterType(NextCluster);
4. check if type is not next in file and not last in file {NextCluster = 0}
5. else

6. nFatEntryPerSector = gVolumeInfo.BPB_BytsPerSec/nFatEntrySize;

7. sector = gVolumeInfo.FatEntrySector +
   (ThisCluster*nFatEntrySize)/gVolumeInfo.BPB_BytsPerSec;

8. read data block from SD Card

9. NextCluster = *(unsigned short *)(szBlock + 
   (ThisCluster%nFatEntryPerSec)*nFatEntrySize);

10. go to 4

11. exit

6. Fat_FileCount

This function was used to count the number of files in the FAT directory.

The implementation is shown below;

```c
unsigned int nCount = 0;
FAT_BROWSE_HANDLE hBrowse;
FAT_DIRECTORY Dir;

if (Fat_FileBrowseBegin(&hBrowse)){
    while(Fat_FileBrowseNext(&hBrowse, &Dir))
        nCount++;
}

return nCount;
```

Figure 29: File counting in the FAT system

5.5 WAVE LIBRARY

The WAVE library implements the decoding and retrieving of audio signal from
the wave file. The code implementation will be seen in the Appendices.
The following function implements the wave format used in the project.

1. Wave_IsWaveFile

This function checks the format of the file stored in the SD card. The algorithm used is shown with the screenshot below.

```c
WAVE_IsWaveFile(char *szWave, const int nSize)
{
    bool bYes = FALSE;
    if (nSize >= sizeof(WAVE_HEADER))
    {
        WAVE_HEADER *pReader = (WAVE_HEADER *)szWave;
        if ((pReader->ChunkID == TAG_RIFF) && (pReader->Format == TAG_WAVE))
        {
            nOffset = waveGetChunkOffset(szWave, nSize, CHUNK_FORMAT);
            if (nOffset)
            {
                PCM_FORMAT CHUNK *pPcmChunk = (PCM_FORMAT CHUNK *)(szWave+nOffset);
                if (pPcmChunk->Size == 16 && pPcmChunk->AudioFormat == 1) // Uncompress PCM
                    bYes = TRUE;
            }
        }
    }
    return bYes;
}
```

Figure 30: Wave_IsWaveFile

2. Wave_GetSampleRate

The function returns the sample rate of the music file. The screenshot below shows the algorithm.

```c
int nOffset = waveGetChunkOffset(szWave, nSize, CHUNK_FORMAT);
if (nOffset)
{
    PCM_FORMAT CHUNK *pPcmChunk = (PCM_FORMAT CHUNK *)(szWave+nOffset);
    nNum = pPcmChunk->SampleRate;
}
return nNum;
```

Figure 31: GetSampleRate
3. waveGetChunkOffset

This function is returns the offset value of the wav format. The offset value contains the necessary information of the wav format, that is why this function is important to other functional implementation of the wav format as can be seen in the code above. The implementation can be seen below:

```c
if (nSize >= sizeof(WAVE_HEADER)) {
    int nOffset = sizeof(WAVE_HEADER);
    CHUNK *pChunk = (CHUNK *) (szWave+nOffset);
    while ((pChunk->ID != ChunkID) & nOffset < nSize) {
        int nSkip = sizeof(CHUNK) + pChunk->Size;
        pChunk = (CHUNK *)((alt_u8*)pChunk + nSkip);
        nOffset -= nSkip;
    }
    if (pChunk->ID == ChunkID)
        nNum = nOffset;
}
return nNum;
```

Figure 32: waveGetChunkOffset

5.6 OTHER PERIPHERALS

The DE2 board provides a 2 x 16 LCD module, which display the name of the music currently playing, and the volume of the player. The LCD module is an SOPC builder component which was included into the project. The LEDs display the strength of the audio signal which I called an equaliser. The LEDs module was included into the SOPC builder as a PIO component, which includes 9 PIOs for the green LEDs, and 18 PIOs for the red LEDs; both having an output direction port.

The timer is another SOPC component used in the project. The project includes two interval timer components from the SOPC library. The timers have 1
milliseconds period, with a counter size of 32 bits, with enabled writable period, readable snapshot, and start/stop control bit.

The SDRAM controller provides the memory for the Nios system. The SDRAM has a data width of 16 bits, address width with a row of 12 bits and column of 8 bits.

The Flash memory interface is also an important SOPC component. It has a data width of 16 bits, and address width of 22 bits. It was used in the SOPC builder system to provide memory for the system.

The SRAM module used in the SOPC builder is a user defined component, also providing an alternative memory for the processor. It has an address width of 18 bits, and a data width of 16 bits.

The CPU module provides the arithmetic logic unit for the system. It uses the 32 bit RISC architecture, and runs at 100MHz clock speed which was provided using the Altera PLL generator.

The Phase lock loop (PLL) module was used to set the required clocking for the system. It takes an input clock of 50 MHz, to generate a clock of 100 MHz for the CPU and other components, with the exception of the Audio controller which runs at a clock of 18.432 MHz.

The JTAG UART module provides the communication interface between the host PC and the SOPC builder system. It eliminates the need for a separate RS-232 connection.

5.7 USER CONTROL

User control is provided with four key buttons and two switches. The key buttons and the switches were connected using the PIOs in the SOPC builder.
The buttons perform the different functions; the rightmost button is used to reset the program on the DE2 board, two middle buttons were used to increase and decrease the audio volume, leftmost for increasing and the rightmost for decreasing. The last, leftmost button was used to play next track song on the SD card.

Each of the switches used for this project performs two different functions, since it can go back and forth. The first switch SW [0] is used to either continuously repeat the current playing song from the SD card or leave it as a free playing music player i.e. plays all the song stored in the SD card and go back to the first track. The second switch, SW [1] was used to either play or pause the music in the card.

5.8 FUNCTIONAL DIAGRAM

The use case diagram below shows the benefits the user of the music player will derived from application.
After the FPGA chip have been configured, the user will be able to perform the functions in the use case diagram with the music player.

5.9 PROBLEM FACED

The problem faced at first was understanding the HDL language. Secondly, making the display interface most of the time used in the project, because I have no good background or prior experience. Firstly, I was using the 100 MHz clock...
for the clock input, instead of the 50 MHz which was processed in the VHDL implementation of the display to generate a 25 MHz used for the 640 x 480 resolution display of the VGA. When the project was first ran, I found that the audio out was too fast resulting in a humming output. This was caused by the crystal clock not been connected in the HDL used for the custom component.

5.10 FUTURE WORK

After the completion of the project, I planned to make a video game with the DE2 educational board preferable a soccer game, and a chat application.

6 CONCLUSION

In this project I have create a music player on an FPGA chip. The target of the project in the beginning was achieved.

The Altera DE2 Education board is a good starting point to learn how to program an FPGA. Altera already provides software tool like Quartus II, SOPC builder, and Nios EDS as the programming IDE for the FPGA.
REFERENCE